The National Semiconductor Economic Roadmap was conceived and commissioned by the Arizona Commerce Authority (ACA) and developed by industry leaders, academic institutions, state entities, and Boston Consulting Group.
n today’s tech-based world, semiconductors are critical components for a wide range of products across every industry. Despite a global, connected economy, the pandemic disruptions of 2020 exposed the need to enhance resiliency across the entire semiconductor value chain. To ensure national security and economic stability, the US recognized the need to focus on competitiveness in every aspect of the semiconductor industry.

Arizona has long been a top state for semiconductor industry investments and growth. As our own experience demonstrates, states are on the front lines of semiconductor innovation. It was with this in mind that, under Arizona Governor Doug Ducey’s leadership, the Arizona Commerce Authority set out to convene a diverse coalition and create the National Semiconductor Economic Roadmap (NSER).

This first-of-its-kind roadmap is an industry-led initiative designed to advance semiconductor competitiveness and craft a blueprint to future-proof semiconductor manufacturing in the US. More than 80 industry leaders, educational institutions and public sector leaders from states around the nation came together to collaborate and develop the NSER, which outlines goals and objectives across four key pillars: infrastructure, supply chain, workforce, and entrepreneurship.

With the CHIPS Act now passed by Congress and signed into law by the President, the NSER is more critical than ever and will help to guide initiatives to advance cutting-edge semiconductor research, development, design and manufacturing.

We are very grateful for the time and expertise our many partners have contributed to creating this robust, actionable plan. It has been an honor to convene this historic effort and develop a shared vision, one that will drive US leadership in the semiconductor industry for decades to come.

Sandra Watson
President & CEO
Arizona Commerce Authority
# Table of Contents

**Executive Summary** ........................................................................................................................................ 6

**Introduction to the National Semiconductor Economic Roadmap** ................................................................. 9

- Semiconductor Value Chain .......................................................................................................................... 10
- NSER Domains .................................................................................................................................................. 12
- NSER Scenario ................................................................................................................................................ 13

**Chapter 1: Infrastructure** .............................................................................................................................. 15

- Context .......................................................................................................................................................... 15
- NSER Action Plan ........................................................................................................................................ 18

**Chapter 2: Supply Chain** ............................................................................................................................... 21

- Context .......................................................................................................................................................... 21
- NSER Action Plan ........................................................................................................................................ 23

**Chapter 3: Workforce** ..................................................................................................................................... 26

- Context .......................................................................................................................................................... 26
- NSER Action Plan ........................................................................................................................................ 30

**Chapter 4: Entrepreneurship** .......................................................................................................................... 37

- Context .......................................................................................................................................................... 37
- NSER Action Plan ........................................................................................................................................ 39

**Conclusion** .................................................................................................................................................... 42
Executive Summary

The recent global semiconductor shortage has spotlighted the need to boost the resilience of the entire semiconductor ecosystem. The constrained supply and booming demand of 2020–2022 underscored the disruption that a deficit of semiconductors can cause across the global economy. Even beyond the economic impact, the effects of potential shortages in semiconductors for aerospace, defense, energy, and other essential arenas of infrastructure are of particular concern.

The semiconductor industry has come to rely on a complex global ecosystem to thrive. The US has long been a significant contributor; however, manufacturing capacity has shifted over the past 30 years and the US ecosystem has weakened relative to other regions.

Based on recent patterns of global investment, the US would have captured an estimated 8% of global capital expenditure from 2023 to 2033 and seen its overall share of global semiconductor manufacturing capacity decline from approximately 10% in 2022 to 8% by 2033.

However, in a significant bipartisan step, the CHIPS and Science Act was signed into law in August 2022, appropriating $52 billion and creating a five-year investment tax credit to support expanding the US semiconductor industry. To realize the full value of the CHIPS Act and meaningfully strengthen both US competitiveness and global resilience for decades to come, policy makers, industry players, academia, and other stakeholders must work together to improve and support the entire manufacturing ecosystem, broadly grouped into the domains of infrastructure, supply chain, workforce, and entrepreneurship.

Released December 2022, the National Semiconductor Economic Roadmap (NSER, pronounced “answer”) establishes a baseline and a target state for the four domains using rigorous data and analyses. The NSER industry-led action plan to achieve these targets serves as a single source of truth for all semiconductor industry players as well as other private and public stakeholders.

If the path laid out in NSER is followed, the US could reasonably capture two to four times more investment than it otherwise would have—16% to 28% of global industry capital rather than 8%—and anticipate its share of all global capacity to be 50% to 200% higher, translating to 11% to 16% of total global capacity in 2032 instead of 8%.
INFRASTRUCTURE
Infrastructure is perhaps the most critical domain. As defined in NSER, it includes wafer fabrication capacity; infrastructure for training and R&D; and supporting infrastructure such as water, energy, and waste utilities.

NSER has identified three visions for the infrastructure domain:

- Align the domestic regulatory and incentive environment with competing global capital destinations to increase the financial attractiveness of the US.
- Invest in and create a suitable environment for R&D within the US to encourage collaboration and cooperation.
- Transition and modernize the utility infrastructure to increase resiliency and water reclamation and reduce manufacturing-related carbon emissions with the end goal of reaching net zero.

SUPPLY CHAIN
Semiconductor manufacturers rely on access to a global supply chain of materials, equipment, and package, assembly, and test capacity, as well as open access to end markets. NSER has identified three visions for the supply chain domain:

- Establish dependable supply chains and support multiple qualified vendors for raw materials, consumables, intermediary products, and equipment to sustain domestic manufacturing.
- Increase domestic manufacturing capacity for advanced and mature semiconductor devices.
- Maintain US access to global markets and improve visibility into the supply chain to promote innovation.

WORKFORCE
The industry’s ability to meet the demand for talent is a persistent concern among industry leaders—not surprising, given the global shortage of construction workers, technicians, operators, scientists, and engineers. Without the necessary workforce, sustainable competitiveness in the industry will be impossible.

To overcome these challenges, NSER has identified the following visions for the workforce domain:

- Increase the number and diversity of students who pursue education in the semiconductor-related fields and support their transition into the industry.
- Retain skilled workers in the semiconductor industry by addressing select causes of attrition, such as improving DEI efforts and creating clear development paths.
- Ensure that the workforce has the competencies required to support the continued advancement and needs of the industry.
Entrepreneurship—both across the value chain and in supporting industries—is crucial to ongoing innovation and competitiveness. However, startups face tremendous challenges in this space, including a lack of investment, access to research facilities, and cross-sector collaboration. To overcome these challenges, NSER has identified the following visions for the entrepreneurship domain:

- Increase private equity, government, academic, and company investment in semiconductor entrepreneurs.
- Increase access to government, academic, and private facilities and resources needed to conduct critical R&D.
- Generate a spirit of collaboration between research universities, startups, and industry players and create bridges of collaboration between these groups that are focused on semiconductor innovation.

The current semiconductor shortage has prompted not only the US but many other countries to adopt measures to boost resiliency and safeguard their own national and economic security through greater innovation, reshoring, and trade controls.

With the passage of the CHIPS Act, the US has a generational opportunity to increase its competitiveness and global market share across the semiconductor value chain in a way that also improves global resilience.

If it is to capture this opportunity, the US must act today, pursuing a course of rapid and disciplined execution of the key visions laid out in NSER and endorsed by leaders across the industry, academia, and public sector.

NSER was conceived and commissioned by the Arizona Commerce Authority (ACA) and developed by industry leaders, academic institutions, public entities, and Boston Consulting Group.

Read the full report for more information about the challenges facing the semiconductor industry and the steps the US must take to become a competitive destination for semiconductor value chain activities long term.

For any inquiries or to become part of future NSER work, please email NSER@AZcommerce.com.
Introduction to the National Semiconductor Economic Roadmap

The National Semiconductor Economic Roadmap (NSER) is a ten-year, industry-led action plan to increase US competitiveness in the semiconductor industry and strengthen semiconductor supply chain resiliency. Leaders in industry, academia, and the public sector developed NSER to align industry, motivate stakeholders, and support the creation of optimal public policy moves. In addition, NSER is intended to offer a trusted source of rigorous data and analyses to all participants and stakeholders interested in furthering the industry, as well as delineate the US industry’s broad requirements for increasing its global competitiveness.

NSER charts a path through which the US can increase its global competitiveness across the entire value chain by acting across four domains: infrastructure, supply chain, workforce, and entrepreneurship.

Now that Congress has appropriated funds for the CHIPS Act, the US has the potential to be a more competitive region for business expansion in the near term if execution is speedy and meets stated goals. The bill includes $39 billion in incentives for semiconductor manufacturing, $11 billion in incentives for semiconductor R&D, and a 25% investment tax credit for qualified investments in advanced manufacturing facilities between January 1, 2023, and January 1, 2027. During this period, the US is primed to capture a substantial share of new semiconductor investments.

As a result, the US is likely to see a two-to-three-fold increase in semiconductor-related investments in the US over the next ten years. However, CHIPS is only the beginning, and without a concerted focus on increasing domestic competitiveness, the US will lose any edge afforded by CHIPS once the funds are depleted and the investment tax credit ends.

It was this need for sustained competitiveness that motivated NSER. Through the action plans laid out in NSER, the US can remain competitive over the longer term, building on the benefits created by CHIPS.

Exhibit 1. NSER Addresses Four Domains Affecting the Semiconductor Value Chain

Source: BCG, NSER.
Note: PAT = package, assembly, and test.
Semiconductor Value Chain

Semiconductors are produced within a complex global value chain consisting of four key steps: R&D; design; semiconductor manufacturing, broken into wafer fabrication and package, assembly, and test (PAT); and distribution. Design requires electronic design automation (EDA) and core intellectual property (IP), while manufacturing requires materials and equipment.

Pre-competitive R&D
R&D is essential to the ever-evolving tools, techniques, processes, and final devices supporting and produced by the semiconductor value chain. Funding for and execution of R&D is driven by private enterprises, universities, governments, and nonprofits.

Design
Semiconductor design includes the use of various software packages for algorithm development, architecture building, and integrated circuit design as well as for designing the physical layout of semiconductor products and verifying their functionality.

Design: EDA and Core IP
Design requires EDA and core IP building blocks. EDA tools enable designers to create a digital layout of a semiconductor to simulate its functionality with billions of interacting transistors and other components. Given the growing complexity of semiconductors, designers will often use existing IP building blocks to speed up the process rather than re-designing every chip from scratch.

Exhibit 2. The Semiconductor Value Chain Flow

Source: BCG
Note: EDA = Electronic design automation
Wafer Fabrication
Wafer fabrication, sometimes referred to as front-end manufacturing, is a highly technical and involved process with 5 key steps being repeated hundreds of times. The process starts with a blank silicon wafer which undergoes oxidation and coating, lithography, etching, doping, and metal deposition and etching. The final wafer will contain up to hundreds of identical integrated circuits ready for PAT.

Package, Assembly, and Test
PAT, also known as back-end manufacturing, is the process of preparing devices for their ultimate application. Whole wafers are tested for basic functionality before being diced into individual devices, mounted on lead frame or package substrate, electrically connected and bonded to output pads, and given a hard, protective external shell. PAT may be performed in-house at an IDM or by an outsourced assembly and test (OSAT) facility.

Manufacturing: Materials
Wafer fabrication and package, assembly, and test processes require hundreds of different raw, processed, and manufactured materials, including wet chemicals, gases, metals, silicon wafers, and packaging.

Manufacturing: Equipment
Each step of wafer fabrication and PAT requires specialized equipment for handling, processing, cleaning, and testing wafers and individual chips. Equipment systems include critical subsystems and critical components. These systems are extremely costly and in some cases are only manufactured by a few companies due to the sophistication of the machinery.

Distribution
Distributors serve as intermediaries between semiconductor manufacturers and end users or original equipment manufacturers (OEMs) who install the semiconductors into devices such as computers, electronics, and cars. While semiconductor manufacturers typically distribute directly to large OEMs, they often leverage external distributors for smaller OEMs. Distributors can provide sales support, technical support, local expertise, and logistics coordination.
NSER Domains

NSER is organized into four domains that NSER participants have identified as critical to US semiconductor industry competitiveness.

**INFRASTRUCTURE**

**NSER Scope:** The infrastructure domain includes initiatives that result in more resilient and robust physical assets, such as R&D and training and education facilities, manufacturing facilities, utilities, transportation, and shovel-ready sites with advanced or expedited permitting.

**Challenges:** Building and maintaining the infrastructure to support the industry requires substantial, long-term capital commitments, and nations in East Asia have been investing public funds for decades to help shoulder the cost.

**SUPPLY CHAIN**

**NSER Scope:** The supply chain domain includes initiatives that increase the resilience of the global movement of chemicals and materials, equipment, EDA, core IP, and semiconductor manufacturing products as well as supply chain management and distribution.

**Challenges:** Steps in the supply chain tend to be concentrated in a few geographic regions. This concentration increases the threat of disruption from a variety of causes, including those from natural disasters or geopolitical conflict. The risk of disruption is difficult to predict or mitigate due to a lack of visibility into the supply of upstream raw materials and other inputs. Further, this concentration of the supply chain is reinforced by existing ecosystems and regional comparative advantages.

**WORKFORCE**

**NSER Scope:** The workforce domain includes initiatives that build a strong pipeline of management, engineers, scientists, operators, and technicians. It also encompasses the skilled tradespeople, such as construction workers, electricians, and welders, who build the facilities used across the value chain.

**Challenges:** Access to talent is commonly cited as the top issue facing semiconductor players across the value chain. Companies experience increasing competition from other industries, other countries, and other companies within the industry and are increasingly challenged to find and retain the talent they require.

**ENTREPRENEURSHIP**

**NSER Scope:** The entrepreneurship domain includes initiatives that will result in new businesses that build breakthrough technology and develop IP or other proprietary advantages at any stage of the semiconductor value chain.

**Challenges:** Entrepreneurial semiconductor ventures have significant barriers to market entry because the industry is incredibly R&D and capital intensive. Innovations in this space often require years of R&D, deep expertise, and the ability to use existing IP. Further, access to facilities, materials, and equipment to prototype startup products is limited and expensive.
NSER Scenario

The semiconductor value chain is at an inflection point today. Regional bottlenecks, geopolitical tensions, mismatches between supply and demand, and policy decisions by different governments are poised to trigger a dramatic remaking of the industry.

Depending on its level of competitiveness, the US will attract some share of the estimated $2 trillion to be invested in semiconductor wafer fabrication over the next 10 years.

**Momentum**

The US has been economically unattractive relative to other semiconductor manufacturing regions such as Taiwan, South Korea, and mainland China for at least three decades. This has resulted in declining capital investments in the US and therefore declining share of global capacity. If the trajectory of the past five years were to continue through 2032, the US would be poised to capture only 8% of global capital investments in manufacturing, and the US share of global wafer fabrication capacity would fall to 8% from around 10% today.

**Parity**

The CHIPS Act, if deployed quickly and effectively as urged in NSER, will enhance US competitiveness creating parity with other comparable markets (e.g., Taiwan and South Korea) while funds last and the ITC is in effect. By following the path laid out in NSER to improve all domains, the US may maintain this competitiveness for the next 10 years and could capture 16%\(^1\) of global industry capital investment through 2032 (Twice the momentum case) by increasing the share of non-US-company foreign direct

---


**Future scenarios for US Semiconductor manufacturing**

<table>
<thead>
<tr>
<th></th>
<th>2022</th>
<th>2024</th>
<th>2026</th>
<th>2028</th>
<th>2030</th>
<th>2032</th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Momentum</strong></td>
<td>1,150</td>
<td>336</td>
<td>419</td>
<td>510</td>
<td>646</td>
<td>721</td>
<td>3,781</td>
</tr>
<tr>
<td><strong>Parity</strong></td>
<td>813</td>
<td>749</td>
<td>813</td>
<td>813</td>
<td>813</td>
<td>813</td>
<td></td>
</tr>
<tr>
<td><strong>Leadership</strong></td>
<td>1,510</td>
<td>1,410</td>
<td>1,490</td>
<td>1,510</td>
<td>1,510</td>
<td>1,510</td>
<td>1,510</td>
</tr>
</tbody>
</table>

**US domestic semiconductor capacity**

Thousands of 300mm-equivalent wafer starts per month

**Source:** Semiconductor company financials; BCG analysis.

Note: In Momentum, the US continues its 2017–2022 investment trajectory through 2032. In Parity, the US is more competitive than historically and therefore attracts 75% of US company capital investments and an incremental 50% of non-US company foreign direct investment (FDI) bound for countries outside the US. In Leadership, the US becomes not just competitive but attractive, and therefore attracts 75% of US company capital investments and 25% of all capex (not just FDI) of non-US companies (excluding mainland China).

1. Assuming the US attracts 25% of investments by non-US companies that would otherwise be made outside of their home countries as well as 75% of investments by US companies.
investments it receives and the share of US company capital invested domestically. In this scenario, the US share of global capacity would increase to 11%, approximately 38% increase relative to Momentum.

**Leadership**

If rather than achieving parity, the US can become the most competitive country for semiconductor companies to do business by following NSER to make the US equal to or better than comparable regions in all domains. In this scenario, would be possible for the US to capture 28%² of global industry capital investments and grow its share of global capacity to 16% by 2032, approximately 100% increase relative to Momentum. Aside from being an important overall indicator of competitiveness, understanding these scenarios is foundational to NSER as wafer fabrication is a major driver of the broader semiconductor ecosystem.

The following chapters of NSER are organized by domain to articulate what the industry will require to achieve the Leadership Scenario.

**Exhibit 4. Four Domains Critical to Achieving Growth in Semiconductor Fabrication**

**Infrastructure**
- Fabs themselves are a form of infrastructure that offers space for R&D, training, and education.
- Fabs require substantial infrastructure to operate, including water, energy, and transportation.

**Workforce**
- Fabs require thousands of workers with varying skills to construct and operate them.
- Scientists and engineers designing semiconductors or performing R&D require access to manufacturing capacity.

**Supply Chain**
- Wafer fabrication requires thousands of inputs, and suppliers will often locate their operations nearby.
- Final products must also be distributed to customers across the world as components of other products.

**Entrepreneurship**
- Startups require access to manufacturing facilities to research, build prototypes, and test innovations.
- Startups can also offer value-adding products or services to fabs and to the ecosystems forming around them.

**Source:** BCG analysis

2. Assuming the US attracts 25% of investments by non-US companies as well as 75% of investments by US companies.
Chapter 1: Infrastructure

CONTEXT

Infrastructure underpins the ability of every other semiconductor domain to advance. The supply chain requires manufacturing sites, equipment, and transportation; the workforce must have facilities to educate and train future talent; entrepreneurship requires R&D facilities; and all need physical and digital infrastructure to share and store knowledge. But this infrastructure is extremely expensive to build and maintain.

In aggregate, the semiconductor industry has a ratio of capital expenditure to revenues of more than 20%, making it one of the most capital-intensive sectors in the US economy, alongside utilities.3

Exhibit 5. Fabs Require Five Years or More of Planning and Construction

<table>
<thead>
<tr>
<th>Shortlist sites</th>
<th>Company selects 1-2 prospective sites from 5-10 targets and purchases land rights or options to purchase the land.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sign contract</td>
<td>Company iterates the designs and signs an agreement with a general contractor.</td>
</tr>
<tr>
<td>Lay foundation</td>
<td>(~2 months) Civil construction team lays a foundation or pad. Depending on the topology, a pile foundation may be required, adding time and complexity.</td>
</tr>
<tr>
<td>Install systems</td>
<td>(9-12 months) Plumbing, electrical, and electromechanical crews install systems critical to device fabrication as well as noncritical systems, such as bathrooms and kitchens.</td>
</tr>
<tr>
<td>Install equipment</td>
<td>(6 months) Equipment is installed and the company carries out dry runs and wet runs.</td>
</tr>
</tbody>
</table>

**PRE-CONSTRUCTION ACTIVITY**

- Semiconductor firm, general contractor, and government

**SITE CONSTRUCTION**

- General contractor, civil engineering firms

**PRODUCTION PREPARATION**

- General contractor, highly specialized crews

Source: BCG, NSER.

---

Further, deployment of the required capital, and development of the required infrastructure, is time-consuming and complex. The illustrative, high-level example of building a large semiconductor fabrication facility shown below provides a sense of its complexity. Constructing a fab can be a more than five-year process of site selection, permitting, construction, and ramp up.

Semiconductor activities require hundreds, if not thousands, of acres of land with proper permits to build and operate. The process of shortlisting a site for a fab and then acquiring land rights and permits—all before breaking ground—takes years of planning and negotiation. Afterward, constructing the fab can take more than two years. In the US, the full cost of constructing and equipping an advanced logic fab can exceed $20 billion, and even a less costly analog fab can exceed $5 billion. Much of this cost comes from the equipment, so building smaller physical facilities for training or R&D does not proportionally scale down the cost.

The selected site must have access to sufficient wet and dry utilities. Frequently, the project must expand these utilities, which further adds to the already high cost of construction.

While water consumption has been declining due to the industry’s strong efforts to innovate in the manufacturing process and increase reclamation, water is heavily utilized during semiconductor manufacturing processes to clean and cool equipment as well as produce electricity. In the Leadership Scenario, the additional production will use 50 billion gallons of water a year, and local infrastructure will need to be augmented to meet intake demands and handle the resulting wastewater processing.

A stable supply of electricity is also necessary, which is not always a given in the US. To achieve the Leadership Scenario, roughly 38 million MWh of electricity will be required to accommodate wafer production. If this energy is generated through new renewables production, it will require an over $20 billion investment into wind and solar farms along with additional investment into grid expansion. Government policymakers will need to plan for the unique water and energy infrastructure requirements of the semiconductor industry to support major new manufacturing facilities but will also reap second-order benefits from increased sustainability of their infrastructure base.

Exhibit 6. The Leadership Scenario Requires Substantial Water and Energy Infrastructure

38M MWh
Additional Electricity Requirement
(In 2021, the US produced 412B MWh)

46B Gallons
Additional Water Requirement
(Average US household uses 110,000 gallons each year)

Enough to power
3.6M Homes
for a year

Enough to supply
420K Homes
for a year

Source: BCG, NSER.
In addition to increasing utility capacity, states must prioritize improving the resiliency of existing, aging physical infrastructure through measures such as weatherproofing power grids and ensuring stable access to water during extreme weather. These improvements will ensure that fabs can manufacture year-round without disruptions, and are made more critical, as the country is likely to face increased pressure on water and energy in the future due to climate instability and rising demands on existing infrastructure. In Texas, for example, the annual cost of winterizing the energy grid and preventing disruptions is an estimated $85 million to $200 million.4

Finally, access to training centers and high-tech labs is necessary to acquire the talent and know-how for semiconductor activities, and these are often housed at institutions of higher education. Companies therefore often strategically build near research universities. Expanding the capacity and reach of educational and R&D facilities would aid in training, reskilling, and upskilling the existing and future workforce as well as provide more opportunities for innovation. Fostering cooperation across the industry through collaboration infrastructure, such as data-sharing tools and protocols, could expand knowledge sharing while still protecting IP.


Given the extent of the infrastructure needed to support the semiconductor industry, the importance of strengthening this domain is no surprise, particularly if growth is to occur. To succeed, US infrastructure must become more cost competitive. At present, the US has a ten-year TCO that is 30% higher than that of comparable East Asian economies, where government incentives have highly subsidized semiconductor manufacturing costs, and labor and land costs are lower.5 Further, construction time in the US exceeds that of South Korea by 20% or more, delaying the payback period.6 The estimated decline in US market share for modern semiconductor wafer capacity—from 37% in 1990 to 12% in 2020—was in large part due to the difference in TCO that these elements have generated.7

The US must catch up to decades of investment abroad as well as face increased headwinds from renewed foreign investments. Mainland China, South Korea, and several EU member states have announced initiatives to invest billions of dollars to expand their own infrastructure.

The following plan lays out the actions necessary to build resilient and robust infrastructure for US semiconductor industry growth. Improvements to physical infrastructure resources supported by local, state, and federal governments, coupled with expedited permitting and competitive incentives, will lead to expanded activity and innovation along the value chain long term.
NSER ACTION PLAN

Based on an extensive literature review and input from industry, government, and academic leaders, NSER participants have identified three visions for improving domestic semiconductor infrastructure. Intended to generate long-term change, these visions evolve through a series of near-term initiatives and are therefore responsive to new developments within the semiconductor industry as they occur.

VISION:
US regulations and incentives programs make the US the world’s most attractive destination for building semiconductor industry infrastructure.

Objective: Improve state and local infrastructure and use national incentives to attract semiconductor manufacturing activities.

• Initiative: Rapidly allocate and disburse funding for infrastructure improvements and explore all means to reach and maintain cost parity.

• Initiative: Support companies in meeting the requirements for receiving federal incentives.

• Initiative: Encourage US Department of Commerce (DOC) to collaborate with industry, academic, and government officials to quickly disburse CHIPS funding to the areas of greatest need and impact.

• Initiative: To ensure sustained growth in R&D and manufacturing, government to assess the value of to extending CHIPS Act incentives, including the investment tax credit.

Objective: Increase the number of pre-permitted and zoned shovel-ready sites to accommodate manufacturing expansion.

• Initiative: Create an expedited EPA review for semiconductor manufacturing activities to decrease the time required for pre-construction activities.

• Initiative: Identify infrastructure gaps at prospective sites and coordinate with federal, state, and local government to ensure that those needs can be met.

• Initiative: Build local strategies to understand and plan for land-use and zoning requirements that could attract fabs and related projects.

VISION:
US infrastructure investment creates a strong environment for R&D, supporting world-leading collaboration on pre-competitive R&D.

Objective: Increase the capacity of educational, training, and research facilities needed to innovate and train workers.

• Initiative: Rapidly deploy CHIPS funding to upgrade and expand public and private R&D facilities.

Example: The CHIPS Act allocates $11 billion for DOC R&D activities at the National Semiconductor Technology Center, the National Advanced Packaging Manufacturing Program, the Manufacturing USA Semiconductor Institute, and Metrology R&D.
NSER ACTION PLAN

- **Initiative:** Develop in-person and virtual manufacturing-process training facilities (e.g., operating equipment, handling materials) to train workers across the semiconductor value chain, from doctoral students to operators.
  
  **Example:** Through its Core Research Facilities, Arizona State University provides researchers and partners with access to state-of-the-art equipment, services, and training to help solve research challenges. Users include ASU faculty, students and staff, industry, small businesses/startups, other universities, research institutions, government agencies, and nonprofits.  

- **Initiative:** Leverage CHIPS resources to fund collaborative research programs at existing and new facilities.
  
  **Objective:** Make use of collaboration tools and processes to facilitate knowledge and secure data sharing.

- **Initiative:** Use CHIPS resources to improve and deepen programs that collect and standardize reporting metrics for industry capital and R&D investment.

- **Initiative:** Use CHIPS funding to digitize and standardize the collection of emissions metrics for tracking progress across sustainability initiatives.

- **Initiative:** Publicize collaboration to create awareness of opportunities for working together, to generate excitement, and to increase the visibility of the industry.
  
  **Example:** Northern Arizona University’s cybersecurity program is a multidisciplinary and multistakeholder. Approximately $10 million in research funds were secured from NAU, the Arizona Board of Regents, the National Science Foundation, the US Air Force, the Navy, and industry. About 24 students are involved in the cybersecurity team, including 16 PhD students. In the last four years, the team published 39 papers and 49 invention disclosures.

- **Objective:** Modernize energy grids to secure reliable access to power from sustainable sources and protect operations from weather-related disruptions.

- **Initiative:** Weatherize the energy grids to protect them from extreme weather events, including heat and cold.

- **Initiative:** Modernize the energy grids, create redundancies in power transmission, and build storage for surplus energy.

- **Initiative:** Diversify power sources by encouraging the adoption of renewable energy sources.
  
  **Example:** Samsung Austin Semiconductor fab, together with Apple and eBay, purchased 75 megawatts of power from a large-scale wind farm.
Objective: Increase on-site water reclamation efforts, reduce the impact on watershed areas, and work towards net-zero water use.

• Initiative: Build and expand on- and off-site water recycling facilities with public-private partnerships.

  Example: As part of ongoing water conservation efforts, TSMC recycled and reclaimed about 1.5 million metric tons of water from cooling towers, machines, and facilities in 2019.\(^\text{11}\)

• Initiative: Update facilities and innovate in manufacturing processes to reduce water consumption.

  Example: Intel implemented a process that optimizes or eliminates bypass flows. The company estimates that implementing projects like these at other fabs will lead to 625 million gallons of water saved annually by 2025.\(^\text{12}\)

• Initiative: Diversify water sources in manufacturing facilities and create redundancies in the water supply to mitigate shortages.

  Example: In addition to city water, TSMC has water reclamation plants in Yongkang and Anping, Tainan that supply the fabs with water.

Objective: Advance toward net-zero emissions in manufacturing by improving processes and incorporating alternative inputs.

• Initiative: Conduct an analysis of the carbon footprint of the semiconductor industry in the US and initiatives for reducing carbon emissions.

  Example: SEMI recently announced the Semiconductor Climate Consortium to “drive progressive climate action within our industry value chain,” which includes transparency and the reporting of Scope 1, 2, and 3 greenhouse gas emissions.\(^\text{13}\)

• Initiative: Research and begin to incorporate replacements for environmentally harmful chemicals and gases.

  Example: In the span of four years, the World Semiconductor Council voluntarily phased out perfluoro octane sulfonates (PFOS) emissions to near-zero levels.\(^\text{14}\)

• Initiative: Increase the efficiency of manufacturing facilities so that production requires less energy and fewer harmful chemicals and gases.

  Example: Intel is designing new fabs to meet Leadership in Energy and Environmental Design (LEED) standards and is investing in increasing the efficiency of existing fabs as part of a broader climate change commitment.\(^\text{15}\)

  Example: Since 2019, TSMC has reduced nitrous oxide by using high-temperature thermal wet scrubbers. The scrubbers reduced nitrous oxide by 90% and fluorinated greenhouse gases and ammonia by 99%.

• Initiative: Develop and deploy carbon capture technologies and destruction technologies for ozone-depleting substances to order to reduce emissions.

  Example: Samsung’s Carbon Capture Research Institute was established in 2021 to develop new carbon capture technologies and commercialize them for others to use. Achievements will first be applied to semiconductor production lines after 2030 and then to other parts of the company as well as its suppliers.

---

Chapter 2: Supply Chain

CONTEXT

The semiconductor supply chain is extremely complex. Semiconductor production requires thousands of parts from around the world; however, individual steps in the supply chain tend to be regionally concentrated. The US is most at risk of supply chain disruption from materials, wafer fabrication, and PAT. In the Leadership Scenario, the US share of wafer fabrication doubles and supply of materials and PAT will likely need to be sourced from abroad. (See Exhibit 7).

Exhibit 7. The US Is Most Vulnerable in Materials, Fabs, and PAT

<table>
<thead>
<tr>
<th>Scenario: US share WSPM</th>
<th>2021 global distribution of semiconductor supply chain (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1  2  3</td>
</tr>
<tr>
<td>EDA &amp; core IP</td>
<td>72</td>
</tr>
<tr>
<td>Design</td>
<td>46</td>
</tr>
<tr>
<td>Equipment</td>
<td>42</td>
</tr>
<tr>
<td>Materials</td>
<td>10</td>
</tr>
<tr>
<td>Wafer fabrication</td>
<td>11</td>
</tr>
<tr>
<td>Package, assembly &amp; test</td>
<td>5</td>
</tr>
<tr>
<td>OVERALL</td>
<td>35</td>
</tr>
</tbody>
</table>


Note: The revenues of integrated device manufacturers (IDMs) are disaggregated into estimates for design, wafer fabrication, and package, assembly, and test. WSPM = wafer starts per month, EDA = electronic design automation. Percentages may not add to 100 due to rounding.

Source: Design estimate from “The Growing Challenge of Semiconductor Design Leadership” (Semiconductor Industry Association and BCG). All others from Capital IQ and BCG Analysis.

1: For EDA and core IP, design, and manufacturing equipment, the regional breakdown is based on each company’s revenues and headquarters location. For wafer fabrication and PAT, the regional breakdown is based on installed capacity and the geographic location of its facilities. For materials, the regional breakdown is based on the sales destination. Design revenues are based on fabless companies and the estimated share of IDM revenues attributable to design.

Mainland China, Russia, and Ukraine supply the majority of critical minerals, specialty gases, and silicon, all needed for semiconductor production. Notably, Mainland China produces 96% of gallium\(^1\) and 85% of rare earth metals\(^2\), which are critical precursors for many modern compound semiconductors, and Russia and Ukraine house a high concentration of specialty gases, specifically neon and xenon.

**Exhibit 8. The US Has a Weak Domestic Supply of Silicon and Critical Minerals**

Recent increases in materials costs due to supply chain issues underscore the potential strain on materials supplies. For example, the price for phosphoric acid used in etching is up 100% in the last two years, the price of neon gas for lithography is up more than 100%, and the price of nickel for stainless steel is up 130%\(^3\) (See Exhibit 8).

Similarly, the US market share of capacity for wafer fabrication and PAT is low and has been declining. East Asia accounts for over 75% of global wafer fabrication capacity, while the US is home to less than 12% today\(^4\). And nearly 40% of all PAT occurs in mainland China, followed by Taiwan at 27%. In total, East Asia accounts for approximately 80% of all PAT capacity, with the US having less than 5% of global capacity\(^5\).

These points of concentration pose significant risks to the domestic supply of semiconductors resulting from natural or man-made disruptions in the flow of goods and services. A natural disaster or conflict affecting one of these regions or a single governing body with control of any point in the supply chain has the potential to disrupt the entire industry. If OEMs are unable to obtain even one semiconductor device within a bill of materials, cars cannot ship, new utilities infrastructure cannot be installed, and supply of defense systems cannot be assured.

---

As examples of past disruptions, in 2011, an earthquake and subsequent tsunami caused a nuclear power plant meltdown in Japan that affected 25% of the global production of silicon wafers and 75% of the hydrogen supply. In 2020, a one-hour power outage at a memory fab in Taiwan affected 10% of global dynamic random-access memory (DRAM) supply. And in early 2021, the combination of an ice storm in Texas and a fire at a fab in Japan added considerable pressure to an already constrained supply chain.21

To improve US supply resilience against future natural or man-made disruptions, the semiconductor supply chain must expand to encompass geographic and supplier diversity. The US should therefore actively promote the expansion of onshore, near-shore, and friend-shore activities.

Many initiatives can encourage onshore expansion, including the use of existing and innovative technologies that reduce the intensity of labor along the supply chain, the aggregation of cross-industry demand, and the deployment of national incentives in line with competing markets. These efforts must be focused on areas of highest need, risk, and feasibility to make the largest sustainable impact on the supply chain. Trade policy is also a viable tool; however, it must be used carefully, or the US risks weakening its homegrown companies.

Markets in Eastern Europe, East Asia, and Africa have and will likely continue to have cost advantages for labor, land, and taxes compared to the US. In steps of the supply chain for which the US is at a comparative disadvantage or where natural resources are not abundant, the industry must expand its supply from friendly and nearshore nations.

As the industry responds to national self-sufficiency movements across the globe, the future of the semiconductor supply chain is uncertain. No matter how and where the supply chain evolves, however, the US must adopt new strategies to increase resilience.

NSER ACTION PLAN

To ensure US competitiveness in semiconductors, stakeholders must work together to increase supply chain resilience. Based on an extensive literature review and NSER participant input from industry, government, and academic leaders, three visions have been identified, along with supporting objectives and initiatives to drive this change.

VISION:
The US has dependable supply chains for the raw materials, consumables, intermediary products, and equipment needed by domestic manufacturing.

Objective: Expand dependable sources of raw materials, gases, consumables, and intermediary products from domestic and friendly sources.

• Initiative: Identify shared materials used by other US industries (e.g., solar, batteries) to combine market power and improve supply.

• Initiative: Stockpile materials (e.g., gallium, silicon, rare metals) and gases (e.g., neon, helium, krypton) vulnerable to disruption in private and national defense stockpiles.

• Initiative: Innovate new manufacturing processes to utilize environmentally sustainable, recyclable, and readily available inputs.

• Initiative: Leverage CHIPS funding to expand domestic R&D and manufacturing of consumables and intermediary products.

Objective: Expand dependable domestic, nearshore, and friend-shore sources of manufacturing equipment.

• Initiative: Use CHIPS funding to expand the domestic manufacturing and assembly of equipment subsystems.

• Initiative: Use CHIPS funding for equipment R&D to design next-generation processes.

VISION:
The US reaches the Leadership Scenario for domestic manufacturing capacity of advanced and mature semiconductor devices.

Objective: Expand US wafer fabrication capabilities and increase capacity.

• Initiative: Quickly distribute CHIPS funding to expand and update manufacturing capacity for advanced semiconductors, for which the US has very little capacity today.

• Initiative: Quickly distribute CHIPS funding to expand manufacturing capacity for mature semiconductors, especially those required for critical infrastructure.

• Initiative: Plan projects that will manufacture the latest technologies of the future.

Objective: Increase domestic package, assembly, and test capacity and improve dependable access to offshored package, assembly, and test.

• Initiative: Leverage CHIPS funding to build domestic advanced PAT facilities and expand domestic traditional PAT to support critical infrastructure.

• Initiative: Leverage CHIPS funding to accelerate PAT manufacturing innovations.

• Initiative: Nearshore and friend-shore OSAT.
**NSER ACTION PLAN**

**VISION:**
The US maintains access to global markets and has global supply chain visibility to promote innovation and stability.

**Objective:** Maintain the export of semiconductor goods and services not of concern to US security.

- **Initiative:** Work with policy makers to identify goods and services that are not of concern to US security.
- **Initiative:** Advocate for continued foreign market access for export of identified goods and services not of concern.

**Objective:** Maintain the free export of goods and services that are undifferentiated or for which there are viable substitutes.

- **Initiative:** Work with policymakers to identify goods and services with non-US origin substitutes.
- **Initiative:** Advocate for continued foreign market access for export of identified highly substitutable semiconductor goods and services.

**Objective:** Build a resilient global supply chain that is transparent and digitized for optimization modeling.

- **Initiative:** Create or identify a program to standardize, collect, and analyze cross-industry data.
- **Initiative:** Aggregate data on end-to-end supply chain trade flows for inputs and outputs at the most granular level.
- **Initiative:** Create real-time data analytics platforms to model and understand key constraints and disruptions from supply, manufacturing, transportation, and logistics perspectives.
Chapter 3: Workforce

CONTEXT

Some 277,000 people are directly employed by the US semiconductor design and manufacturing industry. Roles include engineers and scientists; technicians, operators, and machinists; and businesspeople and managers. Another 670,000 people are indirectly employed by the industry, with roles in construction, materials handling, and equipment manufacturing and installation.

The paths to entering the semiconductor industry are countless. Training may be delivered on the job or through formal programs and institutions that give certifications, degrees, and even PhDs in just about every subject area, from liberal arts to nanoscale engineering. (See Exhibit 9).

Exhibit 9. The Semiconductor Talent Pipeline is Long and Complex

![Diagram showing the semiconductor talent pipeline with stages such as pre-career, mid-career, and late career, including vocational training, 4-year college, advanced degree, and early career stages.]

The importance of these workers cannot be overstated, and the gap between the industry’s talent needs and its available skilled resources is growing, both for those directly employed by the industry and those indirectly employed. Critical changes in government policy, along with greater collaboration among states, industry leaders, and educators, are needed to immediately increase the skilled labor available in the semiconductor talent pool.

To begin, future domestic semiconductor manufacturing will require growing the labor force from 190,000 employees in 2022 to 310,000 by 2032 to support the Leadership Scenario. This is a tall order as the semiconductor manufacturing industry is already understaffed by an estimated 13,000 workers with the largest gaps in engineering (7,000) and technicians and trades workers (4,000). Of the 120,000 estimated positions to be filled in the next 10 years, the areas of greatest need will be equipment technicians (26,000), assemblers and fabricators (20,000), and engineers (18,000) reflecting an expansion of manufacturing production relative to management. (See Exhibit 10).

In addition, based on extrapolating design workforce requirements from a BCG and SIA report an additional 3 years, the US design industry will demand 100,000 workers by 2033. However, current inflow rates will result in only 67,000 workers, leaving a deficit of 32,000.24

Future manufacturing expansion will also generate demand for 850,000 workers across other industries through indirect and induced job creation. The indirect, or supply-chain, effect encompasses upstream jobs that support production of the final product, while the induced effect, in turn, reflects downstream job creation resulting from the industry’s labor income, profits, and household consumption.

One particularly urgent area of indirect job creation is in construction. Each fab requires approximately 5,000 on-site workers for up to three years to complete, depending on fab size and construction circumstances. Based on capital investments in fab construction from NSER Leadership Scenario, the US will require 100,000 construction workers for fab construction by 2032, compared to about 17,000 working on semiconductor industry construction in 2022. The semiconductor industry can draw from a large industrial workforce of over 150,000, but it must compete with other industries, such as pharmaceuticals and chemicals, which are expected to see increased demand as well. (See Exhibit 11).

Meeting these workforce needs means facing many challenges. First, there is declining interest in and proficiency with STEM subjects among youth in the United States. Data from the Institution of Engineering and Technology shows that, since 2015, interest from 9- to 12-year-old children in science has fallen by 10%; in design by 12%; and in information, computing, and technology by 14%.25 In addition, where 15-year-old children in other countries show increased proficiency in math and sciences, the US average has remained largely stagnant.26

Second, employment at a semiconductor company is frequently not a skilled worker’s first choice. For those who do take employment in STEM, the preference is for computer science occupations at companies such as Meta, Apple, Amazon, Netflix, or Google, and 50% of all STEM graduates pursue computer sciences.27

Third, the US relies heavily on foreign-born talent, but immigration pathways are not growing with industry demand. Since 2015, the number of visa-holding foreign-born graduates has increased 15% more than that of US-born graduates, continuing a decades-long trend toward increased reliance on global talent.28 However, the total cap on the number of foreign-born advanced-degree holders who can receive an H-1B employment-based nonimmigrant visa has not changed since 2004, and the employment-based green card cap has remained unchanged at 140,000 per year since 1990.29

---

In response, several former national security officials wrote to Congress asking that immigrants with advanced STEM degrees not face green card limits, to make the country more competitive. Their letter stated: “In today’s technology competition, the most powerful and enduring asymmetric advantage America has is its ability to attract and retain the world’s best and brightest.” That advantage is deteriorating. Yet losing comparative advantage in the semiconductor industry is a national economic and security risk.

As the US turns talent away, other regions have more opportunities for them. For example, South Korea produces less than half the graduates it needs each year to maintain its semiconductor workforce.\textsuperscript{30} Even mainland China’s 1.4 billion citizens aren’t producing enough skilled talent; the region’s Semiconductor Industry Association estimated a 300,000 laborer deficit in 2019. The US can expect the global competition for talent to only intensify in coming years.

Finally, the industry does not attract a fully diverse set of candidates, artificially limiting its own pool of talent. Though the semiconductor industry has a greater share (48%) of non-White workers compared to other manufacturing sectors, only 4% of the workforce identifies as Black and 13% as Hispanic,\textsuperscript{31} despite constituting 14% and 19% of the general population in the US, respectively.\textsuperscript{32} In addition, the most widely available information indicates that the workforce is heavily male-dominated. Less than 25% of the workforce is female versus 50% US-wide, and most semiconductor companies report that just 10% of their director-and-above roles are filled by females.\textsuperscript{33}

Each of these issues makes closing the skilled-talent shortage difficult and complex. Immediate and ongoing action in terms of education and immigration policy, along with a collaborative approach among all stakeholders, is critical to increasing the pool of skilled labor and enhancing US leadership across the value chain.

\textsuperscript{30} Korea Semiconductor Industry Association, 2019. 
\textsuperscript{32} United Stat+, Population estimates by race, 2020. 
\textsuperscript{33} Women in the semiconductor industry, 2019, Global Semiconductor Alliance
NSER ACTION PLAN

To ensure US competitiveness in the semiconductor industry, policy makers, academia, and the industry must work together to reduce and ultimately eliminate the workforce shortage. Based on an extensive literature review and NSER participant input from industry, government, and academic leaders, NSER has identified three visions and supporting objectives and initiatives to drive this change.

**VISION:**
The number of students who enter the semiconductor pipeline increases significantly due to teaching, mentoring, and transitioning a diverse population into the industry.

**Objective:** Foster pre-career (school-age through high school) interest in STEM careers in general and semiconductor work in particular.

- **Initiative:** Expose pre-career students to semiconductor work during school-based activities by increasing the engagement among semiconductor companies, students, teachers, and administrators.

  **Example:** Samsung Austin Semiconductor hosts STEM Academies for middle and high school students that explains the manufacturing process, demonstrates how to put on a smock, and includes a career panel.

- **Initiative:** Embed accessible STEM content into play activities at camps, libraries, and parks, rec centers, and other areas, to reach students where they are.

  **Example:** STEMLibraries offers toolkits to create and promote STEM learning centers in libraries, the Institute of Electrical and Electronics Engineers raises funds for libraries to develop science kits for children to check-out similar to books, and the Institute of Museum and Library Services offers grants to fund a variety of library and museum initiatives.

  **Example:** The Texas Workforce Commission awarded $1.26 million to universities and community colleges, which allowed 1,351 students age 14 to 21 to attend STEM camps; Science Camps of America also provides scholarships.

  **Example:** Grants through the U.S. Department of Education’s 21st Century Community Learning Centers offer STEM programming in national parks.

- **Initiative:** Drive parent and youth awareness of semiconductor work as a career of choice by developing fun and accessible programming.

  **Example:** Partner with learning programs such as PBS or Science Channel’s series “How It’s Made,” or with prominent STEM influencers such as Neil deGrasse Tyson, Destin Sandlin, Mark Rober, or Hank Greene, to create updated semiconductor content highlighting different types of workers across the industry.

  **Example:** The University of Arizona’s Wyant College of Optical Sciences hosts “Laser Fun Day,” both in person and virtually, aimed at teaching the public about the optical sciences and shedding light on the opportunity that studying the optical sciences can provide students.
NSER ACTION PLAN

• Initiative: Demonstrate the positive impact of semiconductor careers by supporting accessible civic activities in semiconductor training and manufacturing hubs.

  Example: The NXP Americas Community Impact program offers grants to support education, health and wellness, and the environment in the communities where it operates.41

  Example: onsemi’s Giving Now program issues science, technology, engineering, arts, and mathematics education grants to eligible organizations in the communities where they operate.42

Objective: Increase primary and secondary student proficiency with STEM so that the US keeps pace with or exceeds other countries’ scores on the Program for International Student Assessment.43

• Initiative: Develop a semiconductor-specific training curriculum and host it on publicly available platforms for educators and students to access, such as Khan Academy, Coursera, or LinkedIn Learning.

  Example: Available grants include those from the William + Flora Hewlett Foundation,44 the US Department of Education Open Textbooks Pilot Program,45 and the National Science Foundation’s Pathways to Enable Open-Source Ecosystems (POSE).46

• Initiative: Increase the number of STEM-designated middle and high schools (merit-based or open-enrollment) in every state and include semiconductor-related courses.

  Example: The Illinois Mathematics and Science Academy47 and the Texas Science, Technology, Engineering, and Mathematics Initiative (T-STEM) are both STEM-designated.48

• Initiative: Increase educator comfort with STEM concepts by providing initial and professional development in STEM concepts.

  Example: The National Teacher Training Institute49 and SIA partnership, the National Science Teachers Association,50 the American Society for Engineering Education,51 and Texas A&M Engineering Experiment Station (TEES) all offer STEM training for educators.52

  Example: The Supporting Effective Educator Development (SEED) Grant provides $65 million in funding to develop and enhance the skills of educators. (See footnotes for additional US Department of Education grants.)53

Objective: Increase the number of graduates from career training programs (on-the-job, vocational, technical, two-year, four-year, and advanced degrees) who pursue work in the semiconductor industry.

• Initiative: Develop wraparound support for under-resourced students that enable attendance and success in training programs.

  Example: Samsung Austin Semiconductor provides scholarships for under-represented students to pay for books, rent, etc. participating in a CPT program through Austin Community College.

• Initiative: Measure the effectiveness of training programs by collecting data, such as entrance and exit interviews, career services records, cost to attend, graduation rates, hire rates, and industry retention rates, and compare program feasibility with impact.

41. NXP, Americas Community Impact.
42. onsemi, Giving Now Program.
44. Hewlett Foundation, Open Education.
46. National Science Foundation, Pathways to Enable Open-Source Ecosystems.
47. Illinois Mathematics and Science Academy.
48. Texas Education Agency.
51. American Society for Engineering Education.
52. Texas A&M University, Workforce Development.
53. U.S. Department of Education.
NSER ACTION PLAN

• **Initiative:** Conduct a survey of students to understand which barriers are currently the most likely to prevent them from pursuing a semiconductor career, and create comprehensive strategies to overcome those barriers.\(^5^4\)

  **Example:** There are over 30 grants available for FY 2022 through the Educational Credit Management Corporation (ECMC) Foundation, which improves higher education and career success among underserved populations.\(^5^5\)

  **Example:** NC State University offers funding opportunities for international, underrepresented, minority, and disabled students in STEM.\(^5^6\)

• **Initiative:** Adapt prerequisite curriculums to be context-based, and offer flexible training programs.

  **Example:** The healthcare and other industries offer training programs with pre-requisites adapted to the career context.\(^5^7\)

  **Example:** Modular, hybrid, online, and part-time evening and weekend options maximize participation and accessibility and allow students to earn while learning.

• **Initiative:** Increase the nation’s training capacity at all levels.

  **Example:** Intel partnered with Maricopa Community Colleges to establish a new semiconductor manufacturing program that prepares technicians through hands-on learning in an accelerated two-week program.\(^5^8\)

• **Initiative:** Create accelerated tracks for workers from adjacent industries with skillsets that could be adapted to the semiconductor industry.

  **Example:** The healthcare industry offers courses of study, such as Clark State College’s Paramedic to RN Transition program.\(^5^9\)

  **Example:** New York recently announced the Veteran Semiconductor Training and Experience Program (VET S.T.E.P) as an official career skills program, part of the Department of Defense SkillBridge network. SkillBridge programs help service members from all branches transition into civilian careers through training, internships, and other work experience.

• **Initiative:** Increase the availability and utilization of practical learning experiences by creating internship, externship, and apprenticeship opportunities at every semiconductor company.

  **Example:** The Massachusetts Learn to Earn Initiative provides individuals receiving public assistance with the support, skills, and credentials they need to gain and retain employment in high-demand occupations.\(^6^0\)

  **Example:** The competency-based SEMI Industry Approved Apprenticeship Program (IAAP) identifies skill gaps and helps companies offer targeted training to workers pursuing careers in electronics.\(^6^1\)

• **Initiative:** Partner with regional R&D universities to attract faculty and top researchers in order to accelerate workforce readiness and drive innovation and breakthrough discoveries.

55. ECMC Foundation.
56. North Carolina State University, Funding Opportunities for International, Underrepresented Minority and Disabled Students in STEM.
59. Clark State College, Registered Nursing: Paramedic to RN Transition.
60. Commonwealth of Massachusetts, Learn to Earn initiative.
61. SEMI, “SEMI Partners with Global Foundries to Offer Apprenticeship Program Aimed at Building the Electronics Talent Pipeline, August 2020."
Example: Intel is investing $100 million over the next decade to establish semiconductor manufacturing education and research collaborations with universities, community colleges, and technical educators across the US.62

Objective: Improve the process for highly needed talent to immigrate to the US and transition into the workforce.

- Initiative: Lobby to change the immigrant and nonimmigrant visa process so that candidates receive a preliminary approval rapidly and can work while waiting for final approval.

- Initiative: Encourage in-house and industry association lobbyists to push for exemptions on caps to H-1B, H-2 (temporary), H-3 (trainee) and Employment Based (EB) visas for semiconductor workers.

  Example: SIA petitioned the US Department of Homeland Security to prioritize advanced degree holders in the H-1B lottery and to eliminate preregistration requirements.63 Similarly, industry leaders petitioned for immigration law restructuring immediately after the passage of the CHIPS Act.54

- Initiative: Assist workers in navigating the visa process, through contracted legal support or in-house resources, to increase the attractiveness of semiconductor work.

  Example: The Dartmouth College Office of Visa and Immigration Services (OVIS) offers of comprehensive assistance to international students, scholars, faculty, and staff on campus.65

- Initiative: Perform outreach campaigns in multiple languages and through multiple mediums (e.g., TV, neighborhood walks, radio) to reach the full US population.


**Initiative:** Measure the effectiveness of strategic industry diversity initiatives, and publish annually to drive current and potential employees’ awareness of industry DE&I efforts.

**Example:** NXP Semiconductors and Micron’s websites both document their progress in improving representation, pay equity, inclusion, advocacy, social justice, and financial and supplier diversity.

**Initiative:** Increase the number of semiconductor companies participating in programs that are deliberately attempting to increase gender or racial parity in the workplace.

**Example:** Global Semiconductor Alliance’s CEO has publically pledged to intentionally recruit, retain, develop, and advance women.

**Objective:** Increase employee satisfaction with their career impact by providing them with examples of how their work is directly applied and how it contributes to the overall economy.

**Initiative:** Provide opportunities for skilled workers to see the practical applications of their work through hands-on experiences.

**Initiative:** Encourage industry publications to illustrate major advances and discoveries and cross-publish in other respected journals.

**Example:** A SEMI survey found that 60% of executives considered the prestige of semiconductor careers low in comparison with other high-tech careers.

**Initiative:** Develop social impact rotations at both company and national levels by sponsoring student mentorships, teaching rotations, exchanges in developing countries, and other opportunities to contribute to social good.

**Example:** The Intel RISE program provides employees with opportunities to use their professional skills to benefit their community.

**Objective:** Make compensation transparent within companies, and make industry averages competitive with similar industries and countries.

**Initiative:** Develop pay bands tied to skill levels for workers such as operators, technicians, engineers, and scientists that are roughly equivalent from semiconductor company to semiconductor company.

**Example:** Companies such as Amazon and Google use leveling for their employees that skilled workers can employ to evaluate the competitiveness of job offers. Although hardware and mechanical engineers are included in salary comparison sites like levels.fyi, many other skilled positions are not.

**Initiative:** Benchmark compensation in similar industries and for equivalent training both in the US and internationally.

**Example:** The International Society of Optics and Photonics conducts an annual global survey of engineers and scientists in both industry and academia.

**Initiative:** Adjust compensation to compete with other countries and similar industries using innovative compensation packages.

**Example:** In addition to direct compensation, permanent citizenship assistance, pay for certification, tuition reimbursement for advanced degrees, and healthcare and family leave benefits are all factors in compensation satisfaction.

---

69. NXP, Diversity and Inclusion.
70. Micron Technology, Inc.
71. Global Semiconductor Alliance, CEO Pledge.
72. 2017 SEMI-Deloitte Workforce Study.
74. Levels.fyi, Open Compensation Data.
75. SPIE, Global Salary Report Hub.
NSER ACTION PLAN

Objective: Create developmental and promotion path journeys so that workers see a clear way forward to obtaining higher pay, skills, and responsibilities.

- Initiative: Establish standard career ladders and lattices that are transferable and equivalent across a company’s different offices and geographic locations.

- Initiative: Establish leadership development programs or standard promotion paths and ensure that leadership represents the demographics of the entire company.

Example: Global Semiconductor Alliance’s Women’s Leadership Initiative (WLI) not only recruits females to the industry but seeks to back female-owned startups and create “inspiration and sponsorship for the next generation of female leaders.”

Optional: Add VISION:
The workforce is adaptable to the advancing needs of the industry.

Objective: Reskill workers whose skills no longer meet industry needs due to technology advancements.

- Initiative: Survey industry and academia to understand what skills are currently being taught, which are most in demand, and where the greatest gaps lie.

- Initiative: Create a skill taxonomy that maps skills to roles, establish standard certifications, and implement these across the industry by including them in job advertisements and course descriptions.

Example: The project management professional (PMP) certification is a well-recognized and transferrable credential.

- Initiative: Provide retraining for skills through lattice programs within companies and refresher courses in academia. Leverage platforms that offer free semiconductor-specific training opportunities and immersive AR/VR training where possible.

Example: SEMITRACKS offers a variety of public courses.

Example: Nanyang Technological University offers training of semiconductor machines based on virtual reality (VR) course and Siemens offers Virtual Reality and Field Operator Training.

Objective: Upskill workers with an interest in and aptitude for advanced training.

- Initiative: Develop advanced training programs and include an “expert”- designation on skill certificates.

Example: The Department of Defense and Massachusetts Institute of Technology (MIT) have teamed up to offer an Open edX platform for advanced manufacturing technologies education.

- Initiative: Incentivize advanced learning and development with positive reinforcement mechanisms such as increased pay, tuition reimbursement, and company or national recognition.

Example: US Bureau of Labor Statistics data shows that the salary for certified workers is 35% higher than for uncertified workers in the same career.
Example: 46% of 2020 employers had tuition-reimbursement programs for bachelor’s or graduate degrees.

Objective: Train workers in new skills as the industry evolves, through continuous learning and development.

• Initiative: Create continuing professional development courses and tie them to maintaining skill certifications.

  Example: Teachers, healthcare workers, and pilots all have continuing education requirements that ensure their skills stay up-to-date and relevant.

• Initiative: Establish annual training programs within every company, with the goal of creating a culture of continuous learning and development.

  Example: Samsung Austin Semiconductor has partnered with the Austin Community College in upskilling over 2,000 employees in semiconductor, leadership and digital courses since 2014 through the Texas Workforce Commission’s Skills Development Fund.

• Initiative: Coordinate with academia to provide latest-research training, providing opportunities for workers to develop or hone new skills.

  Example: The American Semiconductor Academy (ASA) Initiative and SEMI are partnering to connect 200 universities and community colleges to the 1,500 SEMI member companies with US operations.83

83 SEMI, American Semiconductor Academy (ACA) Initiative & SEMI.
Chapter 4: Entrepreneurship

CONTEXT

Moore’s law, the observation that the number of transistors on an integrated circuit doubles every two years, has held true for over 40 years because of innovation from every corner of the semiconductor industry, continually increasing computing power.

Since the late 2000s, however, innovation in other semiconductor technologies has become increasingly important to the industry’s progress. Today, materials science, advanced packaging technology, AI-enhanced manufacturing, quantum technologies, and other areas offer many opportunities for breakthrough advancements that can revive and sustain US leadership in semiconductor technology and manufacturing. That is, advanced technology and manufacturing competitiveness are not limited to the development of cutting-edge transistors. Entrepreneurs can also make contributions to the industry by improving processes and production methods anywhere in the supply or value chain and at any level of semiconductor maturity. Their innovations can result in incremental gains that catalyze US competitiveness and elevate the entire industry.

One proxy for measuring innovation is granted patents. The number of new patent family grants with US-based researchers has been stable for the past decade. Researchers based in mainland China have been increasing the number of patent family grants at a staggering 15% CAGR. Not all patents are created equal, however, and US patents, on average, are the highest quality globally, based on citations. Mainland Chinese patent quality is rivaling that of Europe and exceeds that of other semiconductor powerhouses like South Korea, Japan, and Taiwan. (See Exhibit 12).

Entrepreneurs can help to make up for lost ground. Small businesses generate 16 times more patents per employee than large businesses and are more efficient, receiving two times more patents per R&D dollar spent than large businesses.84 If innovation is to flourish and advance in the US semiconductor industry, however, entrepreneurs require access to financial, physical, and collaboration resources throughout their entire life cycle.

Exhibit 12. Mainland China Researchers Quickly Growing to Number One in Granted Patents, but Quality Lags that of the US

Source: LexisNexis PatentSight; BCG Center for Growth & Innovation Analytics.  
1. Quality is based on Competitive Impact, the economic value of patents as measured by their technological relevance and market coverage according to LexisNexis PatentSight. Analysis is based on about 581,700 patent families related to semiconductors granted since 2010. Data for 2022 is incomplete. Geographic mapping is based on inventor addresses. Patent families are counted against each region based on inventor addresses.

They must be able to access funding to perform R&D and scale their products. This funding often comes from government and academia during basic research. However, as entrepreneurs move to prototype and piloting, private funding takes over as the primary source of funding and resources. Businesses without access to funds from existing business lines, like that found at large companies, must secure private funding elsewhere. This shift from public to private funding is extremely challenging, and many entrepreneurs do not survive the shift. For this reason, this phase is known as the “valley of death.”

Entrepreneurism in the field of semiconductor hardware is especially challenging to fund because it is capital-intensive, especially early in the R&D phases when it’s difficult to prove out value. Entrepreneurs need to buy or access expensive equipment, EDA, and IP right away, which requires raising enormous amounts of capital while the product is nascent, and risk of failure is high.

In 2021, venture capital companies invested a record $11.5 billion in the global semiconductor industry, but the US captured only 22% of these funds, compared to mainland China’s 62%. (See Exhibit 13).

Even with the appropriate funding, small businesses need better access to the facilities, equipment, and materials required to manufacture small numbers of test products. Only limited number of facilities in government, academia, and corporations offer small-batch tape-outs and prototyping for semiconductor hardware research and development, and the process for accessing them is both highly variable and extremely costly.

Finally, entrepreneurs require collaboration to help navigate the complex environment and identify value-adding innovations that can benefit all players. The protection of IP is extremely important in high-tech industries, but this protection can hinder interorganizational collaboration. Without coordination, efforts are duplicated, and opportunities are missed. Innovation is accelerated when the industry collaborates to support entrepreneurs in navigating the challenges, from running their business to performing complex research.

NSER provides actionable recommendations for overcoming the main obstacles facing entrepreneurship in the industry: access to funding, facilities, and collaboration. Removing these obstacles would increase the number of entrepreneurs entering the industry, reverse the slowdown in innovation, and support US semiconductor competitiveness.

**Exhibit 13. Mainland China Captures the Majority of Global VC Investments in 2021**

<table>
<thead>
<tr>
<th>Year</th>
<th>US</th>
<th>Mainland China</th>
<th>Europe</th>
<th>RoW</th>
</tr>
</thead>
<tbody>
<tr>
<td>2011</td>
<td>25</td>
<td>9</td>
<td>16</td>
<td>11</td>
</tr>
<tr>
<td>2013</td>
<td>30</td>
<td>11</td>
<td>19</td>
<td>8</td>
</tr>
<tr>
<td>2015</td>
<td>15</td>
<td>7</td>
<td>28</td>
<td>62</td>
</tr>
<tr>
<td>2017</td>
<td>22</td>
<td>11</td>
<td>22</td>
<td>10</td>
</tr>
<tr>
<td>2019</td>
<td>8</td>
<td>38</td>
<td>62</td>
<td>25</td>
</tr>
<tr>
<td>2021</td>
<td>6</td>
<td>62</td>
<td>16</td>
<td>10</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Year</th>
<th>US</th>
<th>Mainland China</th>
<th>Europe</th>
<th>RoW</th>
</tr>
</thead>
<tbody>
<tr>
<td>2011</td>
<td>50</td>
<td>51</td>
<td>49</td>
<td>40</td>
</tr>
<tr>
<td>2013</td>
<td>51</td>
<td>49</td>
<td>40</td>
<td>43</td>
</tr>
<tr>
<td>2015</td>
<td>49</td>
<td>49</td>
<td>43</td>
<td>43</td>
</tr>
<tr>
<td>2017</td>
<td>43</td>
<td>22</td>
<td>22</td>
<td>22</td>
</tr>
<tr>
<td>2019</td>
<td>22</td>
<td>22</td>
<td>22</td>
<td>22</td>
</tr>
<tr>
<td>2021</td>
<td>22</td>
<td>22</td>
<td>22</td>
<td>22</td>
</tr>
</tbody>
</table>

Source: Pitchbook database on venture capital deals for the semiconductor industry.

85. Pitchbook, VC Deals in Semiconductors, BCG Analysis.
Objective: Increase the awareness and utilization of existing government funding opportunities and lobby for additional funds for entrepreneurial use.

- **Initiative:** Compile and publish a list of loans and grants available to semiconductor startups.
  
  **Example:** America’s Seed Fund provides $2 million in funding, with no equity requirements.

- **Initiative:** Advocate for a Small Business Administration loan for semiconductor entrepreneurs greater than the current cap of $5.5 million by requiring higher interest rates, IP transfer restrictions, and/or royalties on future revenues.
  
  **Example:** The Israeli Innovation Authority (IIA) provides matching funding and grants to high-risk ventures in critical domains, such as semiconductors, as non-recourse loans that are paid purely with royalties from the revenue generated.

- **Initiative:** Offer grant funding to purchase equipment for emerging semiconductor technologies and establish new semiconductor technology labs.

Objective: Increase private investment by demonstrating the attractiveness of investment in semiconductor entrepreneurs.

- **Initiative:** Create a framework for risk management that re-allocates, shares, or reduces the risk for private investments in semiconductor companies by addressing capital markets, IP, political, or regulatory risks, using examples from other industries where possible.

- **Initiative:** Develop resources, such as guides for writing business plans and creating pitch decks, to assist entrepreneurs in successfully pitching to private investors.
  
  **Example:** Global Semiconductor Alliance has compiled a list of venture capital companies that have invested in semiconductor companies in the past.

Objective: Increase corporate investment for both internal entrepreneurship and venture investing in external entrepreneurs.

- **Initiative:** Require that a portion of CHIPS Act funding received by large semiconductor companies supports the industry’s small businesses and entrepreneurs.

- **Initiative:** Increase the number of startups that are funded by corporate venture funds.
  
  **Example:** Intel has a $1 billion fund to support early-state startups and established companies building disruptive technologies for the foundry ecosystem.

Objective: Increase investment in semiconductor innovation and entrepreneurial centers at universities.

- **Initiative:** Create business incubators and accelerators at universities with semiconductor training programs.

---

86. Small Business Administration, Small Business Innovation Research (SBIR) & Small Business Technology Transfer (STTR) Programs.
90. An incubator provides physical space and access to networks and specialty equipment. Accelerators are selective assistive programs that help develop business plans, investor pitch decks, prototypes, and initial market testing.
Example: Students at the University of Michigan have access to an Integrated Circuits Laboratory as well as start-up grants, accelerators, mentorships, and more through the Zell Lurie Institute.

Example: Arizona State University’s MacroTechnology Works gives entrepreneurs access to portions of the site’s 250,000 square feet of space, including cleanrooms, wet and dry lab space, and H6-capable space, to handle semiconductor processing chemistries.

• Initiative: Include semiconductor startups in student-run venture funds.

Example: The University of Connecticut’s student run venture fund, Hillside Ventures, does not require a university connection for obtaining early-stage funding.

• Initiative: Support case competitions at universities with semiconductor-related training programs.

Example: LIDROTEC, a semiconductor startup, took the 2022 grand prize at the Rice Business Plan Competition, the world’s largest and richest student startup competition.

• Initiative: Use CHIPS or similar funds to reduce the cost of entrepreneurial access to academic facilities to be on par with academic costs.

Example: Open to all, Cornell University’s NanoScale Science and Technology Facility caps fees at $16,000 annually for academic users but $58,500 annually for entrepreneurs and all others.

Objective: Increase entrepreneurial access to public and academic resources, including facilities, materials, equipment, and knowledge.

• Initiative: Develop a new national public R&D infrastructure network and dedicate some fraction of capacity to entrepreneurial use that can support small-batch manufacturing.

Example: The Department of Defense has proposed a “microelectronics commons” of 10 to 12 facilities and has specifically included entrepreneurs as intended future users.

• Initiative: Expand previous work from the National Nanotechnology Coordinated Infrastructure (NNCI) or other collective organizations to standardize and publicize access protocols for academic and corporate R&D and prototyping facilities.

Example: Arizona Core Network has established standardized fees and reciprocal access among the University of Arizona, Arizona State University, and Northern Arizona University.

Objective: Increase entrepreneurial access to private resources, including facilities, materials, equipment, and knowledge.

• Initiative: Develop semiconductor-specific purchasing programs that enable startups to negotiate lower prices for materials and supplies.
**Objective:** Create coordination opportunities for entrepreneurs to work with established industry players or other new entrants to jointly address pain points across the supply and value chains.

- **Initiative:** Establish routine meetings between entrepreneurs, large companies, educational facilities, and government entities within a 50-mile radius of one another to find shared interests and common problems that entrepreneurial collaboration could address.

- **Initiative:** Create a pool of experienced and well-trained staff from the industry who can be accessed by startups for developing and testing processes.

- **Initiative:** Use relationships from existing incubation programs or develop new ones to allow industry veterans and entrepreneurs to jointly address industry pain points.

**Example:** National Science Foundation Future of Semiconductors (FuSe) Teaming grants provide up to $100,000 per participating organization to develop communities and capacity for co-design.102

**Objective:** Develop standards and tools to enable industry data and IP generation, aggregation, and sharing.

- **Initiative:** Increase entrepreneurial involvement in innovative open manufacturing communities.

**Example:** The Open Manufacturing Platform (OMP) is a global alliance of manufacturing companies that “accelerates innovation at scale through cross-industry collaboration, knowledge and data sharing, and access to new technologies.”103

- **Initiative:** Increase the number of semiconductor companies that are actively participating in hardware development platforms.

**Example:** The Common Hardware for Interfaces, Processors, and Systems (CHIPS) Alliance “harnesses the energy of open-source collaboration to accelerate hardware development.”104

---

101. Silicon Catalyst.
104. CHIPS Alliance.org, October 2022.
Conclusion

NSER aims to enhance US competitiveness in the semiconductor industry, with the goal of making the United States a global destination for companies across the entire semiconductor value chain.

To ensure that this roadmap produces lasting results, NSER participants will review progress toward agreed-upon goals and publish timely updates. Participants will also periodically review the overall mission and visions to realign the actions taken with evolving industry needs.

Collectively executing the initiatives agreed upon by industry leaders will be crucial to maintaining resilient and robust domestic access to the semiconductors that make modern life possible.

For any inquiries or to become part of future NSER work, please email NSER@AZcommerce.com.

The National Semiconductor Economic Roadmap was commissioned by The Arizona Commerce Authority, guided by semiconductor industry leaders and Boston Consulting Group.

EXECUTIVE COMMITTEE

スター・サンドラ・ウォーターソン　Arizona Commerce Authority
エリック・ウィスパーンスプーン　Applied Materials
ジョー・パセットti　SEMI
マーク・オニール　Innovation Impact Partners
ラグーズ・サンタナム　Arizona State University
ロン・ケリー　Ambature
シェリ・リス　SEMI Foundation
クリス・ジャガー　EMD Group
デイビッド・アイアックス　SIA
エリザベス・ブーケック　EMD
ジーン・アイリサーレ　Samsung
アイアン・スティフ　mySilicon Compass
ジャスティン・バグリー　Intel
ケヴィン・エンゲル　Amkor Technology
ケヴィン・ケンプ　NXP
マット・エリアリング　Micron
ピーター・クリーヴランド　TSMC
ピーター・エッサー　NXP
レベッカ・ペ特斯　Samsung
シェイネ・ウォーレン　DuPont

スター・顧問委員会
サブ委員会顧問委員会
### SUB-COMMITTEE PARTICIPANTS

<table>
<thead>
<tr>
<th>Name</th>
<th>Organization</th>
</tr>
</thead>
<tbody>
<tr>
<td>Andy Wang</td>
<td>Northern Arizona University</td>
</tr>
<tr>
<td>Anne Bruce</td>
<td>Isola Group</td>
</tr>
<tr>
<td>Arrian Ebrahimi</td>
<td>Semiconductor Industry Association</td>
</tr>
<tr>
<td>Ben Larry</td>
<td>SkyWater Technology</td>
</tr>
<tr>
<td>Brian Ellerman</td>
<td>University of Arizona</td>
</tr>
<tr>
<td>Brian Young</td>
<td>Washington State Department of Commerce</td>
</tr>
<tr>
<td>Bruce Taylor</td>
<td>Dexcom</td>
</tr>
<tr>
<td>Bryan Lin</td>
<td>Sunlit Chemical</td>
</tr>
<tr>
<td>Casi Masciorini</td>
<td>Isola Group</td>
</tr>
<tr>
<td>Danny Seiden</td>
<td>Arizona Chamber of Commerce &amp; Industry</td>
</tr>
<tr>
<td>Dale Miller</td>
<td>SkyWater Technology</td>
</tr>
<tr>
<td>Dale Rogers</td>
<td>Arizona State University</td>
</tr>
<tr>
<td>Daryl Hatano</td>
<td>Onsemi</td>
</tr>
<tr>
<td>David Hahn</td>
<td>University of Arizona</td>
</tr>
<tr>
<td>David Roberts</td>
<td>Ereztech</td>
</tr>
<tr>
<td>David Wahls</td>
<td>Arizona State University</td>
</tr>
<tr>
<td>Deb Newbury</td>
<td>100x Coach</td>
</tr>
<tr>
<td>Dede Goldschmidt</td>
<td>Samsung Catalyst Fund</td>
</tr>
<tr>
<td>Demis John</td>
<td>University of California, Santa Barbara</td>
</tr>
<tr>
<td>Eric Breckenfield</td>
<td>Semiconductor Industry Association</td>
</tr>
<tr>
<td>Eric Shreffler</td>
<td>Michigan Economic Development Corporation</td>
</tr>
<tr>
<td>Gary Miner</td>
<td>Applied Materials</td>
</tr>
<tr>
<td>Greg Raupp</td>
<td>Arizona State University</td>
</tr>
<tr>
<td>Guy Eristoff</td>
<td>Tower Semiconductor</td>
</tr>
<tr>
<td>Jared Ashcroft</td>
<td>Pasadena City College</td>
</tr>
<tr>
<td>Jason Wilder</td>
<td>Northern Arizona University</td>
</tr>
<tr>
<td>Jeffrey Brown</td>
<td>IBM</td>
</tr>
<tr>
<td>Jeffrey Goss</td>
<td>Arizona State University</td>
</tr>
<tr>
<td>Jennifer Lyon Gardner</td>
<td>University of Texas at Austin</td>
</tr>
<tr>
<td>John Costello</td>
<td>Microchip Technology</td>
</tr>
<tr>
<td>John Fowler</td>
<td>Arizona State University</td>
</tr>
<tr>
<td>John Keating</td>
<td>Synopsys</td>
</tr>
<tr>
<td>John O'Neil</td>
<td>University of Arizona</td>
</tr>
<tr>
<td>Kelly Coldiron</td>
<td>mySilicon Compass</td>
</tr>
<tr>
<td>Kelly Erbersol</td>
<td>Michigan Economic Development Corporation</td>
</tr>
<tr>
<td>Kevin Reinhart</td>
<td>Arizona State University</td>
</tr>
<tr>
<td>Kyle Squires</td>
<td>Arizona State University</td>
</tr>
</tbody>
</table>
SUB-COMMITTEE PARTICIPANTS

Larry Dunn 
Madhukar Rao 
Marc Adler 
Mark Ignash 
Martin Scott 
Michael Kinsky 
Michael Kozicki 
Mike Rafford 
Monique Rodriguez 
Nancy Campbell 
Nick Stowell 
Patrick Wilson 
Perpa Hsieh 
Peter Kazarinoff 
Seraphina Seng 
Steve Voeller 
Steven Zhou 
Terry Alford 
Tom Kealey 
Tom Stringer 
Tony Panczak 
Travis Kelly 
Travis Mosier 
Wayne Rickard 
Wendy Johnson 
Zachary Holman

University of Texas at Austin 
Innovation Impact Partners 
Enterprise Florida 
Michigan Economic Development Corporation 
Samsung 
Arizona State University 
Arizona State University 
Isola Group 
Qualcomm 
IBM 
Micron 
MediaTek 
Sunlit Chemical 
Portland Community College 
ASM 
University of Arizona 
Moov Technologies 
Arizona State University 
Idaho Department of Commerce 
BDO USA 
Amkor Technology 
Isola Group 
mySilicon Compass 
Terecircuits 
Arizona State University 
Arizona State University
THE ARIZONA COMMERCE AUTHORITY PROJECT TEAM

Sandra Watson  President & CEO
Brian Sherman  CIO; Interim Executive Director, Science Foundation Arizona
Susan Marie  EVP, Strategy
Jill Howard Allen  VP, Research
Nathan Christiansen  Strategic Futures Senior Analyst
Chamai Shahim  Strategic Futures Manager
Oleg Shvets  Workforce Project Manager
Jena Coolidge McGovern  SVP, Marketing & Communications
Patrick Ptak  SVP, Executive Initiatives
Ian Steff  Founder & CEO, mySilicon Compass, Strategic Advisor to the ACA
Travis Mosier  mySilicon Compass, Strategic Advisor to the ACA
Kelly Coldiron  mySilicon Compass, Strategic Advisor to the ACA

BOSTON CONSULTING GROUP PROJECT TEAM

Ramiro Palma  Managing Director and Partner
Trey Sexton  Project Lead
Raj Varadarajan  Managing Director and Senior Partner
Thomas Baker  Managing Director and Partner
Akash Bhatia  Managing Director and Partner

Acknowledgements:
The organization, research, and writing of NSER would not have been possible without contributions from Libby Beck, Sam Duncan, Cecilia Joy Perez, Josh Berry, Sloane Castleman, Divakar Singh, and Alec Kennison.
THANK YOU